

Edition 2.0 2025-06

# INTERNATIONAL IEEE Std 1685™ **STANDARD**

IP-XACT, Standard Structure for Packaging, Integrating, and Reusing IP within Tool Flows



# THIS PUBLICATION IS COPYRIGHT PROTECTED Copyright © 2022 IEEE

All rights reserved. IEEE is a registered trademark in the U.S. Patent & Trademark Office, owned by the Institute of Electrical and Electronics Engineers, Inc. Unless otherwise specified, no part of this publication may be reproduced or utilized in any form or by any means, electronic or mechanical, including photocopying and microfilm, without permission in writing from the IEC Central Office. Any questions about IEEE copyright should be addressed to the IEEE. Enquiries about obtaining additional rights to this publication and other information requests should be addressed to the IEC or your local IEC member National Committee.

IEC Secretariat 3, rue de Varembé CH-1211 Geneva 20 Switzerland Tel.: +41 22 919 02 11 info@iec.ch Institute of Electrical and Electronics Engineers, Inc. 3 Park Avenue
New York, NY 10016-5997
United States of America
stds.ipr@ieee.org
www.ieee.org

# www.iec.ch About the IEC

The International Electrotechnical Commission (IEC) is the leading global organization that prepares and publishes International Standards for all electrical, electronic and related technologies.

#### About IEC/IEEE publications

The technical content of IEC publications is kept under constant review by the IEC. Please make sure that you have the latest edition, a corrigendum or an amendment might have been published.

#### IEC publications search - webstore.iec.ch/advsearchform

The advanced search enables to find IEC publications by a variety of criteria (reference number, text, technical committee, ...). It also gives information on projects, replaced and withdrawn publications.

#### IEC Just Published - webstore.iec.ch/justpublished

Stay up to date on all new IEC publications. Just Published details all new publications released. Available online and once a month by email.

#### IEC Customer Service Centre - webstore.iec.ch/csc

If you wish to give us your feedback on this publication or need further assistance, please contact the Customer Service Centre: sales@iec.ch.

#### IEC Products & Services Portal - products.iec.ch

Discover our powerful search engine and read freely all the publications previews, graphical symbols and the glossary. With a subscription you will always have access to up to date content tailored to your needs.

#### Electropedia - www.electropedia.org

The world's leading online dictionary on electrotechnology, containing more than 22 500 terminological entries in English and French, with equivalent terms in 25 additional languages. Also known as the International Electrotechnical Vocabulary (IEV) online.

# **Contents**

1.	Ove	rview	19
	1.1	Scope	19
	1.2	Purpose	
	1.3	Word usage	
	1.4	Design environment	
	1.5	IP-XACT–enabled implementations	
	1.6	Conventions used	
	1.7	Use of color in this standard.	
	1.8	Contents of this standard	
2.	Norr	mative references	33
3.	Defi	nitions, acronyms, and abbreviations	34
	3.1	Definitions	34
	3.2	Acronyms and abbreviations	
		•	
4.	Inter	operability use model	40
	4.1	Roles and responsibilities	40
	4.2	IP-XACT IP exchange flows	41
5.	Inter	face definition descriptions	43
	5.1	Definition descriptions	43
	5.2	Bus definition	
	5.3	Abstraction definition.	
	5.4	Ports	
	5.5	Wire ports	
	5.6	Qualifiers	
	5.7	Wire port group	
	5.8	Wire port mode (and mirrored mode) constraints	
	5.9	Transactional ports	
	5.10	÷	
		Packets	
		Extending bus and abstraction definitions	
		Clock and reset handling	
6.	Com	ponent descriptions	61
	6.1	Component	61
	6.2	Type definitions	
	6.3	Power domains	
	6.4	Interfaces	
	6.5	Interface interconnections	
	6.6	Complex interface interconnections	
	6.7	Bus interfaces	
	6.8	Indirect interfaces	
	6.9	Component channels	
		Modes	
	J. 1 U		

	6.11	Address spaces	83
	6.12	Memory maps	87
	6.13	Remapping	99
		Registers	
		Models	
	6.16	Component generators	151
	6.17	File sets	
		Clear box elements	
		Clear box element reference	
	6.20	CPUs	
		Reset types	
7.	Desi	gn descriptions	168
	7.1	Design	168
	7.2	Design component instances	170
	7.3	Design interconnections	
	7.4	Active, hierarchical, monitored, and monitor interfaces	173
	7.5	Design ad hoc connections	176
	7.6	Port references	178
8.	Abst	ractor descriptions	180
	8.1	Abstractor	180
	8.2	Abstractor interfaces	
	8.3	Abstractor models	
	8.4	Abstractor views	
	8.5	Abstractor ports	
	8.6	Abstractor wire ports	
	8.7	Abstractor transactional port	
	8.8	Abstractor structured ports	190
	8.9	Abstractor generators	
9.	Туре	e definitions descriptions	194
	9.1	Type definitions	194
	9.2	Field access policy definition	
	9.3	Enumeration definition.	
	9.4	Field definition	199
	9.5	Register definition	
	9.6	Register file definition	201
	9.7	Address block definition	
	9.8	Bank definition	203
	9.9	Memory map definition	205
	9.10	Memory remap definition	
10.	Gene	erator chain descriptions	208
	10.1	generatorChain	208
		generatorChainSelector	
		generatorChain component selector	
	10.4	generatorChain generator	212

11.	De	sign c	onfigurat	tion descriptions	214
	11	1 De	sion con	figuration	214
				iguration	
				tionConfiguration	
				istance	
				guration	
	11.	.5 VIC	wconing	uration	210
12.	Ca	talog	description	ons	219
	12.	.2 ipx	actFile		221
13.	Ad	ldressi	ng		222
	13.	.1 Ca	lculating	the bit address of a bit in a memory map or address space	222
				the bus address at the bus interface	
				the address at the indirect interface	
				odifications of a channel	
				nslation in a bridge	
14.	Da	ıta vis	ibility		226
	14	1 M:	anned add	dress bits mask	226
				odifications of an interconnection	
				in a channel	
				f bits	
Anne	хА	Bibli	ography		230
Anno	., D	Com	entia aan	sistency rules	221
Aime	хь	Sellia	antic cons	sistency fules	231
		B.1	Semant	ic consistency rule definitions	231
			B.1.1	Compatibility of busDefinitions	
			B.1.2	Interface mode of a bus interface	
			B.1.3	Compatibility of abstractionDefinitions	
			B.1.4	Element referenced by configurableElementValue element	
			B.1.5	· ·	
			B.1.6	Port connection equivalence class	
			B.1.7	Logical and physical ports	
			B.1.8	Addressable bus interface	
			B.1.9	Field connection graph	
		B.2		tings	
		D.2	B.2.1	Cross-references and VLNVs	
			B.2.2	Interconnections	
			B.2.3	Channels, bridges, and abstractors	
			B.2.3 B.2.4	Monitor interfaces and monitor interconnections	
			B.2.5	Configurable elements	
			B.2.5 B.2.6	Ports	
			B.2.7		
			B.2.7 B.2.8	Registers	
			B.2.8 B.2.9	Memory maps	
				Addressing	
				Hierarchy and moment mans	
			D.2.11	Hierarchy and memory maps	202

			Constraints	
		B.2.13	Design configurations	. 264
		B.2.14	Expressions	. 265
		B.2.15	Access handles	. 268
Annex C	Com	non eler	nents and concepts	. 269
	C.1	accessF	Handles	. 269
		C.1.1	simpleAccessHandle	. 269
		C.1.2	slicedAccessHandle	
		C.1.3	portAccessHandle	
		C.1.4	sliceType	
		C.1.5	portSliceType	
	C.2		Policies	
		C.2.1	Schema	
		C.2.2	Description	
	C.3		resolution	
	C.4			
		C.4.1	Configurable arrays with arrayId	
		C.4.2	Configurable arrays without arrayId	
		C.4.3	Memory arrays with stride	
		C.4.4	Field arrays with bit stride	
	C.5		ns	
	0.5	C.5.1	Schema	
		C.5.2	Description	
	C.6		es	
	0.0	C.6.1	Schema	
		C.6.2	Description	
	C.7		xBaseExpression	
	C. 1	C.7.1	complexTiedValueExpression	
		C.7.1	qualifiedExpression	
		C.7.2	realExpression	
		C.7.4	signedLongintExpression	
		C.7.5	stringExpression	
		C.7.6	unresolvedStringExpression	
		C.7.7	unresolvedUnsignedBitExpression	
		C.7.7	unresolvedUnsignedPositiveIntExpression	
		C.7.8	unsignedBitExpression	. 287
		C.7.5	unsignedBitVectorExpression	
			unsignedIntExpression	
			unsignedLongintExpression	
			unsignedPositiveIntExpression	
			unsignedPositiveLongintExpression	
	C.8		unsignedi ositiveLongintExpression	
	C.8	C.8.1	Schema	
	C.9		rableElementValues	
	C.9	C.9.1	Schema	
		C.9.1 C.9.2	Description	
	C 10		<u>*</u>	
	C.10	_	ırableLibraryRefType	
			Schema	
	C 11		Description	
	C.11		entName group	
			Schema	
		C.11.2	Description	. 493

C.12	Endianness	296
C.13	fieldReferenceGroup	297
	C.13.1 Schema	297
	C.13.2 Description	297
C.14	fieldSliceReferenceGroup	299
	C.14.1 Schema	
	C.14.2 Description	
C.15	fileSetRef	
	C.15.1 Schema	
	C.15.2 Description	
C.16	fileType	
	C.16.1 Schema	
	C.16.2 Description	
C.17	indices	
0117	C.17.1 Schema	
	C.17.2 Description	
C 18	libraryRefType	
0.10	C.18.1 Schema	
	C.18.2 Description	
C 19	Name groups	
C.17	C.19.1 nameGroup group	
	C.19.2 nameGroupNMTOKEN group	
	C.19.3 nameGroupOptional group	
	C.19.4 nameGroupPort group	
	C.19.4 nameGroupTort group  C.19.5 nameGroupString group	
C 20	nameValuePairType	
C.20	C.20.1 Schema	
C 21	C.20.2 Description	
C.21	parameters	
	C.21.1 Schema	
C 22	C.21.2 Description	
C.22	partSelect	
	C.22.1 Schema	
G 22	C.22.2 Description	
C.23	pathSegments	
	C.23.1 pathSegment	
	C.23.2 portPathSegment	
C.24	Power constraints	
	C.24.1 transactionalPowerConstraints	
	C.24.2 wirePowerConstraints	
C.25	range	
	C.25.1 Schema	
	C.25.2 Description	
C.26	Vectors	
	C.26.1 vectors	
	C.26.2 extendedVectorsType	
C.27	vendorExtensions	
	C.27.1 Schema	315
	C.27.2 Description	315
C.28	versionedIdentifier group	315
	C.28.1 Schema	315
	C.28.2 Description	316
	C.28.3 Sorting and comparing version elements	
	C.28.4 Version control	

	C.29	viewRe	ef	318
		C.29.1	Schema	318
		C.29.2	Description	318
	C.30	xml:id.	•	318
	C.31	Compo	nent vs. Abstraction Definition Ports	318
Annex D	Туре	s		320
	D.1	boolear	1	320
	D.2			
	D.3		DREF	
	D.4		ePath	
	D.5			
	D.6	_	RefType	
	D.7	•		
	D.7 D.8		KEN	
	D.9		KENS	
	,		me	
		-	JRI	
		_		
	D.13	token		321
Annex E	Syste	mVerilo	g expressions	322
	E.1	Overvio	ew	322
	E.2		rpes	
		E.2.1	bit data type	
		E.2.2	byte data type	
		E.2.3	shortint data type	
		E.2.4	int data type	
		E.2.5	longint data type	
		E.2.6	shortreal data type	
		E.2.7	real data type	
		E.2.8	string data type	
		E.2.9	Signed and unsigned data types	
			Unresolved data types	
	E.3		ments	
	L.5	_	Single value assignment	
		E.3.2	Parameter type	
		E.3.2	Parameter signing	
		E.3.4	Vector assignment	
		E.3.5	<del>_</del>	
		E.3.6	Array assignment	
		E.3.7		
	E.4		Identifier references	
		-	ors	
	E.5		ons	
		E.5.1	Integer function	
		E.5.2	Real functions	
		E.5.3	String function	
		E.5.4	IP-XACT specific functions	
	Б.	E.5.5	IP-XACT specific escape sequences	
	E.6		sion language formal syntax (BNF)	
		E.6.1	Declarations: declaration data types	
		E.6.2	Behavioral statements: Case statements	335

		E.6.3	Expressions	336
		E.6.4	General: Identifiers	337
	E.7	SystemV	erilog conversion steps	338
		E.7.1 (	Convert parameter	338
		E.7.2	Convert expression	338
	E.8	SystemV	erilog reference	338
Annex F	Tigh	t generator	· interface	341
	F.1		of communication	
	F.2		r invocation	
			Resolving the URL	
			Example	
	F.3			
			TGI fault codes	
			Administrative commands	
			Return values	
	F.4		configurable values	
	F.5		sages	
	F.6		attributes	
	F.7		S	
			Category index	
			Abstraction definition (BASE)	
			Abstraction definition (EXTENDED)	
			Abstractor (BASE)	
			Abstractor (EXTENDED)	
			Access Policy (BASE)	
			Access handle (BASE)	
			Access handle (EXTENDED)	
			Access policy (BASE)	
			Access policy (EXTENDED)	
			Address space (BASE)	
			Address space (EXTENDED)	
			Array (BASE)	
			Array (EXTENDED)	
			Assertion (BASE)	
			Assertion (EXTENDED)	
			Bus definition (BASE)	
			Bus definition (EXTENDED)	
			Bus interface (BASE)	
			Bus interface (EXTENDED)	
			CPU (BASE)	
			CPU (EXTENDED)	
			Catalog (BASE)	
			Catalog (EXTENDED)	
			Choice (BASE)	
			Choice (EXTENDED)	
			Clearbox (BASE)	
			Clearbox (EXTENDED)	
			Component (BASE)	
			Component (EXTENDED)	
			Configurable element (BASE)	
			Configurable element (EXTENDED)	
		F.7.33	Constraint (BASE)	438

F.7.34	Constraint (EXTENDED)	
F.7.35	Constraint Set (BASE)	. 443
F.7.36	Constraint Set (EXTENDED)	. 444
F.7.37	Design (BASE)	
F.7.38	Design (EXTENDED)	
F.7.39	Design configuration (BASE)	. 454
F.7.40	Design configuration (EXTENDED)	. 458
F.7.41	Driver (BASE)	. 461
F.7.42	Driver (EXTENDED)	. 467
F.7.43	Element attribute (BASE)	
F.7.44	Element attribute (EXTENDED)	
F.7.45	File builder (BASE)	
F.7.46	File builder (EXTENDED)	
F.7.47	File set (BASE)	. 520
F.7.48	File set (EXTENDED)	. 525
F.7.49	Generator (BASE)	. 531
F.7.50	Generator (EXTENDED)	. 533
F.7.51	Generator chain (BASE)	. 535
F.7.52	Generator chain (EXTENDED)	. 537
F.7.53	Indirect interface (BASE)	
F.7.54	Indirect interface (EXTENDED)	
F.7.55	Instantiation (BASE)	. 551
F.7.56	Instantiation (EXTENDED)	. 555
F.7.57	Memory map (BASE)	. 559
F.7.58	Memory map (EXTENDED)	. 569
F.7.59	Miscellaneous (BASE)	. 580
F.7.60	Miscellaneous (EXTENDED)	. 583
F.7.61	Module parameter (BASE)	. 585
F.7.62	Module parameter (EXTENDED)	. 586
F.7.63	Name group (BASE)	. 586
F.7.64	Name group (EXTENDED)	. 587
F.7.65	Parameter (BASE)	. 588
F.7.66	Parameter (EXTENDED)	. 589
F.7.67	Port (BASE)	. 590
F.7.68	Port (EXTENDED)	. 604
F.7.69	Port map (BASE)	. 626
F.7.70	Port map (EXTENDED)	. 628
F.7.71	Power (BASE)	. 630
F.7.72	Power (EXTENDED)	. 631
F.7.73	Register (BASE)	. 633
F.7.74	Register (EXTENDED)	
F.7.75	Register file (BASE)	. 654
F.7.76	Register file (EXTENDED)	. 656
F.7.77	Slice (BASE)	. 658
F.7.78	Slice (EXTENDED)	. 663
F.7.79	Top element (BASE)	. 667
F.7.80	Top element (EXTENDED)	. 668
F.7.81	Type definitions (BASE)	. 670
F.7.82	Type definitions (EXTENDED)	. 677
F.7.83	Vector (BASE)	. 686
F.7.84	Vector (EXTENDED)	. 686
F.7.85	Vendor extensions (BASE)	
F.7.86	Vendor extensions (EXTENDED)	
F.7.87	View (BASE)	. 687

		F.7.88 View (EXTENDED)	689
		F.7.89 All ID types	690
Annex G	Exte	rnal bus with an internal/digital interface	693
	G.1	Example: Ethernet interfaces	693
	G.2	Example: I2C bus	
Annex H	Bridg	ges and channels	695
	H.1	Transparent bridge	696
	H.2	Opaque bridge	697
		H.2.1 Without an address space segment reference	697
		H.2.2 With an address space segment reference	698
		H.2.3 Effect of an initiator interface address space base address	699
	H.3	Channel with address remapping	701
	H.4	Channel with bit steering	702
Annex I	Exan	nples	705
Annex I	Exan	abstractionDefinition - RTL	
Annex I			705
Annex I	I.1	abstractionDefinition - RTL	
Annex I	I.1 I.2	abstractionDefinition - RTLabstractionDefinition - TLM	
Annex I	I.1 I.2 I.3	abstractionDefinition - RTL	705 707 708
Annex I	I.1 I.2 I.3 I.4	abstractionDefinition - RTLabstractionDefinition - TLMabstractor	
Annex I	I.1 I.2 I.3 I.4 I.5	abstractionDefinition - RTL	
Annex I	I.1 I.2 I.3 I.4 I.5 I.6	abstractionDefinition - RTL	
Annex I	I.1 I.2 I.3 I.4 I.5 I.6 I.7	abstractionDefinition - RTL	
Annex I	I.1 I.2 I.3 I.4 I.5 I.6 I.7	abstractionDefinition - RTL abstractionDefinition - TLM abstractor busDefinition catalog component design designConfiguration fieldAccessPolicyDefinitions	
Annex I	I.1 I.2 I.3 I.4 I.5 I.6 I.7 I.8	abstractionDefinition - RTL	
Annex J	I.1 I.2 I.3 I.4 I.5 I.6 I.7 I.8 I.9 I.10 I.11	abstractionDefinition - RTL	

# IP-XACT, Standard Structure for Packaging, Integrating, and Reusing IP within Tool Flows

#### **FOREWORD**

1) The International Electrotechnical Commission (IEC) is a worldwide organization for standardization comprising all national electrotechnical committees (IEC National Committees). The object of IEC is to promote international co-operation on all questions concerning standardization in the electrical and electronic fields. To this end and in addition to other activities, IEC publishes International Standards, Technical Specifications, Technical Reports, Publicly Available Specifications (PAS) and Guides (hereafter referred to as "IEC document(s)"). Their preparation is entrusted to technical committees; any IEC National Committee interested in the subject dealt with may participate in this preparatory work. International, governmental and non-governmental organizations liaising with the IEC also participate in this preparation.

IEEE Standards documents are developed within IEEE Societies and subcommittees of IEEE Standards Association (IEEE SA) Board of Governors. IEEE develops its standards through an accredited consensus development process, which brings together volunteers representing varied viewpoints and interests to achieve the final product. IEEE standards are documents developed by volunteers with scientific, academic, and industry-based expertise in technical working groups. Volunteers are not necessarily members of IEEE or IEEE SA and participate without compensation from IEEE. While IEEE administers the process and establishes rules to promote fairness in the consensus development process, IEEE does not independently evaluate, test, or verify the accuracy of any of the information or the soundness of any judgments contained in its standards. Use of an IEEE standard is wholly voluntary.IEEE documents are made available for use subject to important notices and legal disclaimers (see https://standards.ieee.org/ipr/disclaimers.html for more information).

IEC collaborates closely with IEEE in accordance with conditions determined by agreement between the two organizations. This Dual Logo International Standard was jointly developed by the IEC and IEEE under the terms of that agreement.

- 2) The formal decisions of IEC on technical matters express, as nearly as possible, an international consensus of opinion on the relevant subjects since each technical committee has representation from all interested IEC National Committees. The formal decisions of IEEE on technical matters, once consensus within IEEE Societies and Standards Coordinating Committees has been reached, is determined by a balanced ballot of materially interested parties who indicate interest in reviewing the proposed standard. Final approval of the IEEE standards document is given by the IEEE Standards Association (IEEE SA) Standards Board.
- 3) IEC/IEEE Publications have the form of recommendations for international use and are accepted by IEC National Committees/IEEE Societies in that sense. While all reasonable efforts are made to ensure that the technical content of IEC/IEEE Publications is accurate, IEC or IEEE cannot be held responsible for the way in which they are used or for any misinterpretation by any end user.
- 4) In order to promote international uniformity, IEC National Committees undertake to apply IEC Publications (including IEC/IEEE Publications) transparently to the maximum extent possible in their national and regional publications. Any divergence between any IEC/IEEE Publication and the corresponding national or regional publication shall be clearly indicated in the latter.
- 5) IEC and IEEE do not provide any attestation of conformity. Independent certification bodies provide conformity assessment services and, in some areas, access to IEC marks of conformity. IEC and IEEE are not responsible for any services carried out by independent certification bodies.
- 6) All users should ensure that they have the latest edition of this publication.
- 7) No liability shall attach to IEC or IEEE or their directors, employees, servants or agents including individual experts and members of technical committees and IEC National Committees, or volunteers of IEEE Societies and the Standards Coordinating Committees of the IEEE Standards Association (IEEE SA) Standards Board, for any personal injury, property damage or other damage of any nature whatsoever, whether direct or indirect, or for costs (including legal fees) and expenses arising out of the publication, use of, or reliance upon, this IEC/IEEE Publication or any other IEC or IEEE Publications.
- 8) Attention is drawn to the normative references cited in this publication. Use of the referenced publications is indispensable for the correct application of this publication.
- 9) Attention is drawn to the possibility that implementation of this IEC/IEEE Publication may require use of material covered by patent rights. By publication of this standard, no position is taken with respect to the existence or validity of any patent rights in connection therewith. IEC or IEEE shall not be held responsible for identifying Essential Patent Claims for which a license may be required, for conducting inquiries into the legal validity or scope of Patent Claims or determining whether any licensing terms or conditions provided in connection with submission of a Letter of Assurance, if any, or in any licensing agreements are reasonable or non-discriminatory. Users of this standard are expressly advised that determination of the validity of any patent rights, and the risk of infringement of such rights, is entirely their own responsibility.

IEC 62014-4/ IEEE Std 1685 was processed through IEC technical committee 91: Electronics assembly technology, under the IEC/IEEE Dual Logo Agreement. It is an International Standard.

The text of this International Standard is based on the following documents:

IEEE Std	FDIS	Report on voting
1685 (2022)	91/2025/FDIS	91/2036/RVD

Full information on the voting for its approval can be found in the report on voting indicated in the above table.

The language used for the development of this International Standard is English.

The IEC Technical Committee and IEEE Technical Committee have decided that the contents of this document will remain unchanged until the stability date indicated on the IEC website under webstore.iec.ch in the data related to the specific document. At this date, the document will be

- reconfirmed,
- withdrawn, or
- revised.

IEEE Std 1685™-2022

(Revision of IEEE Std 1685-2014)

# IEEE Standard for IP-XACT, Standard Structure for Packaging, Integrating, and Reusing IP within Tool Flows

Developed by the

**Design Automation Standards Committee** of the **IEEE Computer Society** 

Approved 21 September 2022

**IEEE SA Standards Board** 

**Abstract:** Conformance checks for eXtensible Markup Language (XML) data designed to describe electronic systems are formulated by this standard. The meta-data forms that are standardized include components, systems, bus interfaces and connections, abstractions of those buses, and details of the components including address maps, register and field descriptions, and file set descriptions for use in automating design, verification, documentation, and use flows for electronic systems. A set of XML schemas of the form described by the World Wide Web Consortium (W3C®) and a set of semantic consistency rules (SCRs) are included. A generator interface that is portable across tool environments is provided. The specified combination of methodology-independent meta-data and the tool-independent mechanism for accessing that data provides for portability of design data, design methodologies, and environment implementations.

**Keywords:** abstraction definitions, address space specification, bus definitions, design environment, EDA, electronic design automation, electronic system level, ESL, IEEE 1685™, implementation constraints, IP-XACT, register transfer level, RTL, SCRs, semantic consistency rules, TGI, tight generator interface, tool and data interoperability, use models, XML design metadata, XML schema

This publication is dedicated to past editor and friend Joe Daniels, who passed away about 8 months after the team started to work on this revision in Accellera. Your work will live on as will your memory.

## Important Notices and Disclaimers Concerning IEEE Standards Documents

IEEE Standards documents are made available for use subject to important notices and legal disclaimers. These notices and disclaimers, or a reference to this page (<a href="https://standards.ieee.org/ipr/disclaimers.html">https://standards.ieee.org/ipr/disclaimers.html</a>), appear in all standards and may be found under the heading "Important Notices and Disclaimers Concerning IEEE Standards Documents."

# Notice and Disclaimer of Liability Concerning the Use of IEEE Standards Documents

IEEE Standards documents are developed within IEEE Societies and subcommittees of IEEE Standards Association (IEEE SA) Board of Governors. IEEE develops its standards through an accredited consensus development process, which brings together volunteers representing varied viewpoints and interests to achieve the final product. IEEE Standards are documents developed by volunteers with scientific, academic, and industry-based expertise in technical working groups. Volunteers are not necessarily members of IEEE or IEEE SA and participate without compensation from IEEE. While IEEE administers the process and establishes rules to promote fairness in the consensus development process, IEEE does not independently evaluate, test, or verify the accuracy of any of the information or the soundness of any judgments contained in its standards.

IEEE makes no warranties or representations concerning its standards, and expressly disclaims all warranties, express or implied, concerning this standard, including but not limited to the warranties of merchantability, fitness for a particular purpose and non-infringement. In addition, IEEE does not warrant or represent that the use of the material contained in its standards is free from patent infringement. IEEE standards documents are supplied "AS IS" and "WITH ALL FAULTS."

Use of an IEEE standard is wholly voluntary. The existence of an IEEE Standard does not imply that there are no other ways to produce, test, measure, purchase, market, or provide other goods and services related to the scope of the IEEE standard. Furthermore, the viewpoint expressed at the time a standard is approved and issued is subject to change brought about through developments in the state of the art and comments received from users of the standard.

In publishing and making its standards available, IEEE is not suggesting or rendering professional or other services for, or on behalf of, any person or entity, nor is IEEE undertaking to perform any duty owed by any other person or entity to another. Any person utilizing any IEEE Standards document, should rely upon his or her own independent judgment in the exercise of reasonable care in any given circumstances or, as appropriate, seek the advice of a competent professional in determining the appropriateness of a given IEEE standard.

IN NO EVENT SHALL IEEE BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO: THE NEED TO PROCURE SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE PUBLICATION, USE OF, OR RELIANCE UPON ANY STANDARD, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE AND REGARDLESS OF WHETHER SUCH DAMAGE WAS FORESEEABLE.

#### **Translations**

The IEEE consensus development process involves the review of documents in English only. In the event that an IEEE standard is translated, only the English version published by IEEE is the approved IEEE standard.

#### Official statements

A statement, written or oral, that is not processed in accordance with the IEEE SA Standards Board Operations Manual shall not be considered or inferred to be the official position of IEEE or any of its committees and shall not be considered to be, nor be relied upon as, a formal position of IEEE. At lectures, symposia, seminars, or educational courses, an individual presenting information on IEEE standards shall make it clear that the presenter's views should be considered the personal views of that individual rather than the formal position of IEEE, IEEE SA, the Standards Committee, or the Working Group. Statements made by volunteers may not represent the formal position of their employer(s) or affiliation(s).

#### Comments on standards

Comments for revision of IEEE Standards documents are welcome from any interested party, regardless of membership affiliation with IEEE or IEEE SA. However, **IEEE does not provide interpretations, consulting information, or advice pertaining to IEEE Standards documents**.

Suggestions for changes in documents should be in the form of a proposed change of text, together with appropriate supporting comments. Since IEEE standards represent a consensus of concerned interests, it is important that any responses to comments and questions also receive the concurrence of a balance of interests. For this reason, IEEE and the members of its Societies and subcommittees of the IEEE SA Board of Governors are not able to provide an instant response to comments, or questions except in those cases where the matter has previously been addressed. For the same reason, IEEE does not respond to interpretation requests. Any person who would like to participate in evaluating comments or in revisions to an IEEE standard is welcome to join the relevant IEEE working group. You can indicate interest in a working group using the Interests tab in the Manage Profile & Interests area of the IEEE SA myProject system.<sup>1</sup>

Comments on standards should be submitted using the Contact Us form.<sup>2</sup>

## Laws and regulations

Users of IEEE Standards documents should consult all applicable laws and regulations. Compliance with the provisions of any IEEE Standards document does not constitute compliance to any applicable regulatory requirements. Implementers of the standard are responsible for observing or referring to the applicable regulatory requirements. IEEE does not, by the publication of its standards, intend to urge action that is not in compliance with applicable laws, and these documents may not be construed as doing so.

#### **Data privacy**

Users of IEEE Standards documents should evaluate the standards for considerations of data privacy and data ownership in the context of assessing and using the standards in compliance with applicable laws and regulations.

 $<sup>^{1}\</sup> Available\ at: \underline{https://development.standards.ieee.org/myproject-web/public/view.html\#landing}.$ 

<sup>&</sup>lt;sup>2</sup> Available at: <a href="https://standards.ieee.org/content/ieee-standards/en/about/contact/index.html">https://standards.ieee.org/content/ieee-standards/en/about/contact/index.html</a>.

## Copyrights

IEEE draft and approved standards are copyrighted by IEEE under US and international copyright laws. They are made available by IEEE and are adopted for a wide variety of both public and private uses. These include both use, by reference, in laws and regulations, and use in private self-regulation, standardization, and the promotion of engineering practices and methods. By making these documents available for use and adoption by public authorities and private users, neither IEEE nor its licensors waive any rights in copyright to the documents.

### **Photocopies**

Subject to payment of the appropriate licensing fees, IEEE will grant users a limited, non-exclusive license to photocopy portions of any individual standard for company or organizational internal use or individual, non-commercial use only. To arrange for payment of licensing fees, please contact Copyright Clearance Center, Customer Service, 222 Rosewood Drive, Danvers, MA 01923 USA; +1 978 750 8400; https://www.copyright.com/. Permission to photocopy portions of any individual standard for educational classroom use can also be obtained through the Copyright Clearance Center.

## **Updating of IEEE Standards documents**

Users of IEEE Standards documents should be aware that these documents may be superseded at any time by the issuance of new editions or may be amended from time to time through the issuance of amendments, corrigenda, or errata. An official IEEE document at any point in time consists of the current edition of the document together with any amendments, corrigenda, or errata then in effect.

Every IEEE standard is subjected to review at least every 10 years. When a document is more than 10 years old and has not undergone a revision process, it is reasonable to conclude that its contents, although still of some value, do not wholly reflect the present state of the art. Users are cautioned to check to determine that they have the latest edition of any IEEE standard.

In order to determine whether a given document is the current edition and whether it has been amended through the issuance of amendments, corrigenda, or errata, visit IEEE Xplore or contact IEEE.<sup>3</sup> For more information about the IEEE SA or IEEE's standards development process, visit the IEEE SA Website.

#### **Errata**

Errata, if any, for all IEEE standards can be accessed on the IEEE SA Website. Search for standard number and year of approval to access the web page of the published standard. Errata links are located under the Additional Resources Details section. Errata are also available in IEEE Xplore. Users are encouraged to periodically check for errata.

<sup>&</sup>lt;sup>3</sup> Available at: https://ieeexplore.ieee.org/browse/standards/collection/ieee.

<sup>&</sup>lt;sup>4</sup> Available at: https://standards.ieee.org/standard/index.html.

#### **Patents**

IEEE Standards are developed in compliance with the IEEE SA Patent Policy.<sup>5</sup>

Attention is called to the possibility that implementation of this standard may require use of subject matter covered by patent rights. By publication of this standard, no position is taken by the IEEE with respect to the existence or validity of any patent rights in connection therewith. If a patent holder or patent applicant has filed a statement of assurance via an Accepted Letter of Assurance, then the statement is listed on the IEEE SA Website at <a href="https://standards.ieee.org/about/sasb/patcom/patents.html">https://standards.ieee.org/about/sasb/patcom/patents.html</a>. Letters of Assurance may indicate whether the Submitter is willing or unwilling to grant licenses under patent rights without compensation or under reasonable rates, with reasonable terms and conditions that are demonstrably free of any unfair discrimination to applicants desiring to obtain such licenses.

Essential Patent Claims may exist for which a Letter of Assurance has not been received. The IEEE is not responsible for identifying Essential Patent Claims for which a license may be required, for conducting inquiries into the legal validity or scope of Patents Claims, or determining whether any licensing terms or conditions provided in connection with submission of a Letter of Assurance, if any, or in any licensing agreements are reasonable or non-discriminatory. Users of this standard are expressly advised that determination of the validity of any patent rights, and the risk of infringement of such rights, is entirely their own responsibility. Further information may be obtained from the IEEE Standards Association.

#### IMPORTANT NOTICE

IEEE Standards do not guarantee or ensure safety, security, health, or environmental protection, or ensure against interference with or from other devices or networks. IEEE Standards development activities consider research and information presented to the standards development group in developing any safety recommendations. Other information about safety practices, changes in technology or technology implementation, or impact by peripheral systems also may be pertinent to safety considerations during implementation of the standard. Implementers and users of IEEE Standards documents are responsible for determining and complying with all appropriate safety, security, environmental, health, and interference protection practices and all applicable laws and regulations.

<sup>&</sup>lt;sup>5</sup> Available at: https://standards.ieee.org/about/sasb/patcom/materials.html.

## Introduction

This introduction is not part of IEEE Std 1685-2022, IEEE Standard for IP-XACT, Standard Structure for Packaging, Integrating, and Reusing IP within Tool Flows.

The purpose of this standard is to provide the electronic design automation (EDA), semiconductor, electronic design intellectual property (IP) provider, and system design communities with a well-defined and unified specification for the meta-data that represents the components and designs within an electronic system. The goals of this specification are to enable delivery of compatible IP descriptions from multiple IP vendors; to improve the importing and exporting of complex IP bundles to, from, and between EDA tools for system on chip (SoC) design environments (DEs); to improve the expression of configurable IP by using IP meta-data; and to improve the provision of EDA vendor-neutral IP creation and configuration scripts (generators). The data and data access specification is designed to coexist and enhance the hardware description languages (HDLs) presently used by designers while providing capabilities lacking in those languages.

The SPIRIT Consortium, which originally developed the IP-XACT standard before merging with Accellera, was a consortium of electronic system, IP provider, semiconductor, and EDA companies. IP-XACT enables a productivity boost in design, transfer, validation, documentation, and use of electronic IP and covers components, designs, interfaces, and details thereof. The data specified by IP-XACT is extensible in locations specified in the schema.

IP-XACT enables the use of a unified structure for the meta specification of a design, components, interfaces, documentation, and interconnection of components. This structure can be used as the basis of both manual and automatic methodologies. IP-XACT specifies the tight generator interface (TGI) for access to the data in a vendor-independent manner.

This standardization project provides electronic design engineers with a well-defined standard that meets their requirements in structured design and validation and enables a step function increase in their productivity. This standardization project will also provide the EDA industry with a standard to which they can adhere and that they can support in order to deliver their solutions in this area.

Accellera has prepared a set of bus and abstraction definitions for several common buses. It is expected, over time, that standards groups and manufacturers who define buses will include IP-XACT eXtensible Markup Language (XML) bus and abstraction definitions in their set of deliverables. Until that time, and to cover existing useful buses, a set of bus and abstraction definitions for common buses has been created.

A set of reference bus and abstraction definitions allows many vendors who define IP using these buses to easily interconnect IP together. Accellera posts these definitions for use by its members, with no warranty of suitability, but in the hope that they will be useful. Accellera will, from time to time, update these files and, if a standards body wishes to take over the work of definition, will transfer that work to that body.

These reference bus and abstraction definition templates (with comments and examples) are available from the public area of the Accellera website.<sup>6</sup>

NOTE—Accellera IP-XACT WG Comments on IEEE Std 1685-2014 are acknowledged.

<sup>&</sup>lt;sup>6</sup>Available at <a href="http://www.accellera.org">http://www.accellera.org</a>.

# IEEE Standard for IP-XACT, Standard Structure for Packaging, Integrating, and Reusing IP within Tool Flows

#### 1. Overview

This clause explains the scope and purpose of this standard; gives an overview of the basic concepts, major semantic components, and conventions used in this standard; and summarizes its contents.

## 1.1 Scope

This standard describes an eXtensible Markup Language (XML) schema<sup>7</sup> for meta-data documenting *intellectual property* (IP) used in the development, implementation, and verification of electronic systems. This schema provides both a standard method to document IP that is compatible with automated integration techniques and a standard method (generators) for linking tools into a *system development* framework, enabling a more flexible, optimized development environment. Tools compliant with this standard will be able to interpret, configure, integrate, and manipulate IP blocks that comply with the IP meta-data description. The standard is independent of any specific design processes. It does not cover behavioral characteristics of the IP that are not relevant to integration.

## 1.2 Purpose

This standard enables the creation and exchange of IP in a highly automated design environment.

<sup>&</sup>lt;sup>7</sup>Information on references can be found in <u>Clause 2</u>.

### 1.3 Word usage

The word *shall* indicates mandatory requirements strictly to be followed in order to conform to the standard and from which no deviation is permitted (shall equals is required to).<sup>8, 9</sup>

The word *should* indicates that among several possibilities one is recommended as particularly suitable, without mentioning or excluding others; or that a certain course of action is preferred but not necessarily required (should equals is recommended that).

The word *may* is used to indicate a course of action permissible within the limits of the standard (may equals is permitted to).

The word *can* is used for statements of possibility and capability, whether material, physical, or causal (can equals is able to).

## 1.4 Design environment

The IP-XACT specification is a mechanism to express and exchange information about design IP and its required configuration. While the IP-XACT description formats are the core of this standard, describing the IP-XACT specification in the context of its basic use model, the design environment (DE), more readily depicts the extent and limitations of the semantic intent of the data. The DE coordinates a set of tools and IP, or expressions of that IP (e.g., models), through the creation and maintenance of meta-data descriptions of the system on chip (SoC) so that its system design and implementation flows are efficiently enabled and reuse centric.

The use of the IP-XACT-specified formats and interfaces are shown in **bold** in <u>Figure 1</u> and described in the following subclauses.

<sup>&</sup>lt;sup>8</sup>The use of the word *must* is deprecated and cannot be used when stating mandatory requirements; *must* is used only to describe unavoidable situations

<sup>&</sup>lt;sup>9</sup>The use of will is deprecated and cannot be used when stating mandatory requirements; will is only used in statements of fact.

<sup>&</sup>lt;sup>10</sup>IP-XACT uses the World Wide Web Consortium (W3C<sup>®</sup>) standard for the XML version 1.0 data (http://www.w3.org/TR/REC-xml/). The valid format of that XML data is described in a *schema* by using the Schema Description Language described therein. W3C is a registered trademark of the World Wide Web Consortium. In addition to XML, many configurability aspects of IP-XACT are inspired from the IEEE 1800 SystemVerilog standard.




Figure 1—IP-XACT design environment

### 1.4.1 IP-XACT design environment

A DE enables the designer to work with IP-XACT design IP through a coordinated front-end and IP design database. These tools create and manage the top-level meta-description of system design and may provide two basic types of services: *design capture*, which is the expression of design configuration by the IP provider and design intent by the IP user, and *design build*, which is the creation of a design (or design model) to those intentions.

As part of design capture, a system design tool shall recognize the structure and configuration options of imported IP. In the case of *structure*, this implies both the structure of the design (e.g., how specific pin-outs refer to lines in the hardware description language (HDL) code) as well as the structure of the IP package (e.g., where design descriptions and related generators are provided in the packaged IP data-structure). In the case of *configuration*, this is the set of options for handling the imported IP (e.g., setting the base address and offset, bus width) that may be expressed as configurable parameters in the IP-XACT meta-data.

As part of design build, generators may be provided internally by a system design tool to achieve the required IP integration or configuration, or they may be provided externally (e.g., by an IP provider) and launched by the system design tool as appropriate.

The system design tool set defines a DE where the support for conceptual context and management of IP-XACT meta-data resides. However, the IP-XACT specifications make no requirements upon system design

tool architecture or a tool's internal data structures. To be considered IP-XACT enabled, a system design tool shall support the import/export of IP expressed with valid IP-XACT meta-data for both component IP and designs, and it needs to support the tight generator interface (TGI) for interfacing with external generators (to the DE).

#### 1.4.2 IP-XACT object descriptions

The IP-XACT schema is the core of the IP-XACT specification. There are nine top-level schema definitions. Each schema definition can be used to create object descriptions of the corresponding types:

- A bus definition description defines the type attributes of a bus.
- An abstraction definition description defines the representation attributes of a bus.
- A typeDefinitions description defines memory map—related elements, including registers, of a component.
- A *component* description defines an IP or interconnect structure.
- A *design* description defines the configuration of and interconnection between components.
- An abstractor description defines an adaptor between interfaces of two different abstractions.
- A generator chain description defines the grouping and ordering of generators.
- A design configuration description defines additional configuration information for a generator chain or design description.
- A catalog description provides a mapping between IP-XACT VLNVs (see <u>1.4.3</u>) and the physical location of the IP-XACT file defining the IP-XACT object with the given VLNV.

#### 1.4.3 Object interactions

An object description contains a unique identifier in the header. The identifier in IP-XACT terms is called a VLNV after the four elements that define its value: vendor, library, name, and version. See  $\underline{C.28}$  for further details on a VLNV. This VLNV is used to create a reference from one description to another. The links between these objects are illustrated in  $\underline{Figure\ 2}$ . The arrows (A  $\rightarrow$  B) illustrate a reference of one object to another (e.g., reference of object B from object A).




Figure 2—IP-XACT object interactions

## 1.4.4 IP-XACT generators

Generators are executable objects (e.g., scripts or binary programs) that may be integrated within a DE (referred to as *internal*) or provided separately as an executable (referred to as *external*). Generators may be provided as part of an IP package (e.g., for configurable IP, such as a bus-matrix generator) or as a way of wrapping point tools for interaction with a DE (e.g., an external design netlister, external design checker); see 1.5.2.

An internal generator may perform a wide variety of tasks and may access IP-XACT-compliant meta-data by any method a DE supports. IP-XACT does not describe these protocols.

An external generator (often referred to as a TGI generator) is an executable program or script invoked from within a DE to query or configure design descriptions and their related component and abstractor descriptions. External generators can use the TGI to access their IP-XACT meta-data descriptions (as currently loaded into the DE) and perform the various operations associated with those descriptions. In addition, external generators shall only operate upon IP-XACT—compliant meta-data through the defined TGI; see 1.4.6.

Generators can be referenced from a component, abstractor, or generator chain description. Generators can also be grouped and ordered in generator chain descriptions and in chain descriptions contained inside other chain descriptions. This sequencing of generators is *critical* for providing script-based support for SoC flow creation.

#### 1.4.5 IP-XACT design environment interfaces

There are two interfaces expressed in <u>Figure 1</u>: from the DE to the external IP libraries and from the DE to the generators. In the former case, the IP-XACT specifications are *neutral* regarding the design tool interfaces to IP repositories. Being able to read and write IP with IP-XACT meta-data is required; however, the *formal interaction* between an external IP repository and a DE is not specified. In the latter case, the interface between the DE and a generator is the TGI; see <u>1.4.6</u>.

#### 1.4.6 Tight generator interface

The *tight generator interface* (TGI) is the method a generator uses to access a design or component description in a DE-independent and generator-language-independent manner. Therefore, a generator running on two different DEs produces the same results. The DE and the generator can communicate with each other by sending messages utilizing the Simple Object Access Protocol (SOAP)<sup>11</sup> specified in the Web Services Description Language (WSDL).<sup>12</sup> SOAP or REST<sup>13</sup> provide a simple means for sending XML-format messages using the Hypertext Transfer Protocol (HTTP) or other transport protocols. IP-XACT supports using HTTP or a file protocol.

The messages passed between the generator and the DE allow the generator to get all information about the design interconnections (which contain components and abstractors), provide set information for any configurable elements in a component or abstractor, and make simple modifications of the design description. For additional details on the DE generator invocation and the messages passed between the generator and the DE, see Annex F.

#### 1.4.7 Design intellectual property

IP-XACT is structured around the concept of IP reuse. *Electronic design intellectual property*, or IP, is a term used in the electronic design automation (EDA) community to refer to a reusable collection of design specifications that represent the behavior, properties, and/or description of the design in various media. The name IP is partially derived from the common practice of considering a collection of this type to be the intellectual property of one party. Both hardware and software collections are encompassed by this term.

These collections may include the following:

- a) Design objects—This collection can include the following:
  - 1) Transaction-level modeling (TLM) descriptions: SystemC<sup>®</sup> and SystemVerilog <sup>14</sup>
  - 2) Fixed HDL descriptions: Verilog<sup>®</sup>, VHDL<sup>15</sup>
  - 3) Configurable HDL descriptions (e.g., bus-fabric generators)
  - 4) Design models for register transfer level (RTL) and transactional simulation (e.g., compiled core models)
  - 5) HDL-specified verification IP (VIP) (e.g., basic stimulus generators and checkers)
- b) IP views—This collection is a list of different views (levels of description and/or languages) to describe the IP object. In IP-XACT, these views include the following:
  - 1) Design view: RTL Verilog or VHDL, flat or hierarchical components
  - 2) Simulation view: model views, targets, simulation directives, etc.
  - 3) Documentation view: standard, user guide, etc.

<sup>&</sup>lt;sup>11</sup>Available from the W3C Web site at http://www.w3.org/TR/soap12-part1/.

 $<sup>^{12}\</sup>mbox{Available}$  from the W3C Web site at http://www.w3.org/TR/wsdl.

<sup>&</sup>lt;sup>13</sup>Available from the W3C Web site at https://www.w3.org/TR/ws-arch/#relwwwrest

<sup>&</sup>lt;sup>14</sup>SystemC is a registered trademark of the Accellera Systems Initiative.

<sup>&</sup>lt;sup>15</sup>Verilog is an abandoned trademark.

*IP-XACT XML meta-data descriptions* provide a standardized way of collecting much of the structural information contained in the file sets. *IP-XACT* also can contain the information that identifies the appropriate files included in a collection to be used for different parts of the design process.

#### 1.5 IP-XACT-enabled implementations

Complying with the rules outlined in this subclause allows providers of tools, IP, or generators to class their products as *IP-XACT enabled*. Conversely, any violation of these rules removes that naming right. This subclause first introduces the set of metrics for measuring the valid use of the specifications. It then specifies when those validity checks are performed by the various classes of products and providers: DEs, point tools, IPs, and generators.

- a) Parse validity
  - 1) Parsing correctness: Ability to read all IP-XACT descriptions.
  - Parsing completeness: Cannot require information that could be expressed in an IP-XACT format to be specified in a non-IP-XACT format. Processing of all information present in an IP-XACT document is not required.
- b) Description validity
  - 1) Schema correctness: IP is described using XML files that conform to the IP-XACT schema.
  - 2) Usage completeness: Extensions to the IP-XACT schema shall be used only to express information that cannot otherwise be described in IP-XACT.
- c) Semantic validity
  - 1) Semantic correctness: Adheres to the semantic interpretations of IP-XACT data described in this standard.
  - 2) Semantic completeness: Obeys all the semantic consistency rules (SCRs) described in Annex B.

These validity rules can be combined with the product class-specific rules to cover the full IP-XACT-enabled space. The following subclauses describe the rules a provider has to check to claim a product is IP-XACT enabled.

An IP-XACT-enabled DE or point tool may read descriptions based on multiple versions of the IP-XACT schema. If the DE or point tool does provide this capability, the effect shall be as if all of the descriptions had been translated to the highest schema version supported by the given tool. This is required for semantic consistency. Schema version translation can be done in a number of different ways, but the most common is to leverage the eXtensible Stylesheet Language Transformations (XSLT)<sup>16</sup> provided with the IP-XACT schema image. In addition, a DE or point tool may preserve information in the initial description for use outside of the scope of the IP-XACT specification.

## 1.5.1 Design environments

An IP-XACT-enabled DE shall

- Follow the parse validity requirements shown in 1.5.
- Create IP that is IP-XACT enabled.
- Modify any existing IP-XACT descriptions without losing any preexisting information. In particular, it shall preserve any vendor extension data included in the existing IP-XACT description.
- Be able to invoke IP-XACT-enabled generators with apiType of none (see 6.16.2).

<sup>&</sup>lt;sup>16</sup>Available from the W3C Web site at http://www.w3.org/TR/xslt.

An IP-XACT-TGI-enabled DE shall be considered as enabled as follows:

- For the base TGI, if it supports all generators utilizing the TGI 2022 BASE apiType (see 6.16.2).
- For the extended TGI, if it supports all generators utilizing the TGI\_2022\_BASE or TGI 2022 EXTENDED apiTypes (see 6.16.2).

#### 1.5.2 Point tools

A point tool is a tool that has a particular, rather than a general, set of capabilities. In contrast to an IP-XACT-enabled DE (see 1.5.1), an IP-XACT-enabled point tool shall

- Follow the parse validity requirements shown in 1.5.
- Create IP that is IP-XACT enabled.
- Modify any existing IP-XACT descriptions whiletrying not to lose any preexisting information. In particular, it shall preserve any vendor extension data included in the existing IP-XACT description.

#### 1.5.3 IPs

An IP-XACT-enabled IP shall

- Have an IP-XACT description that follows the description and semantic validity requirements shown in 1.5.
- Use IP-XACT-enabled generators for any generators associated with this IP.

XML descriptions compliant with IP-XACT shall provide a namespace reference to the index.xsd schema file, not to any of the other files in the release.

#### 1.5.4 Generators

An IP-XACT-enabled generator shall

- Create IP that is IP-XACT enabled.
- Modify any existing IP-XACT descriptions without losing any preexisting information. In particular, it shall preserve any vendor extension data included in the existing IP-XACT description.
- Communicate with the DE that invoked it only through the IP-XACT TGI (see Annex F).

### 1.6 Conventions used

The conventions used throughout the document are included here.

IP-XACT is case-sensitive.

#### 1.6.1 Visual cues (meta-syntax)

**Bold** shows required keywords and/or special characters, e.g., **addressSpace**. For the initial definitional use (per element), keywords are shown in **boldface-red text**, e.g, **bitsInLau** (see also <u>1.7</u>).

**Bold italics** shows group names or data types, e.g., *nameGroup* or *boolean*. For definitions of types, see Annex D.

Courier shows examples, external command names, directories and files, etc., e.g., address 0x0 is on D[31:0].

#### 1.6.2 Notational conventions

The keywords *required*, *shall*, *shall not*, *should*, *should not*, *recommended*, *may*, and *optional* in this standard are to be interpreted as described in 1.3 and IETF RFC-2119 [B5]. When a conflict between the two exists, the use in 1.3 takes precedence.

#### 1.6.3 Syntax examples

Any syntax examples shown in this standard are for information only and are intended only to illustrate the use of such syntax (see also Annex I).

#### 1.6.4 Graphics used to document the schema

The W3C Web site<sup>18</sup> specifies the XML schema language used to define the IP-XACT XML schemas. Normative details for compliance to the IP-XACT standard are contained in the schema files. Within this document, pictorial representations of the information in the schema files *illustrate* the structure of the schema and *define* any constraints of the standard. With the exception of visibility issues, the information in the figures and the schema files is intended to be identical (for a fully annotated version of the schema files; see IP-XACT Schema [B8]). Where the figures and schema are in conflict, the XML schema file shall take precedence.<sup>19</sup>

#### 1.6.4.1 Elements and attributes

The *element* is the fundamental building block on which this standard is based. An element may be either a *leaf element*, which is a container for information, or a *branch element*, which may contain further branch elements or leaf elements.

A leaf or branch element may also contain *attributes*. Attributes are containers for information within the containing element.

#### 1.6.4.2 Types

A *type* is a designation of the format for the contents of an element or attribute. There are two different styles of types that can be defined. A type may be assigned to a leaf element or an attribute. This type is called a *simpleType* and defines the format of data that may be stored in this container. A type may also be assigned to a branch element. This type is called a *complexType* and defines further elements and attributes contained in the branch element.

#### 1.6.4.3 Groups

A group is a collection of elements or attributes, which allow the same collection of items to be referenced consistently in many places. There are two different types of groups that can be defined. A *group* is a combination of leaf or branch elements; an *attributeGroup*, a simple list of attributes. The names assigned to either group have no representation in the resulting description.

<sup>&</sup>lt;sup>17</sup>The number in brackets correspond to the numbers of the bibliography in Annex A.

<sup>&</sup>lt;sup>18</sup>Available from the W3C Web site at https://www.w3.org/TR/REC-xml/.

<sup>&</sup>lt;sup>19</sup>The graphics for this document have been generated by taking "screen-shots" of the various files as they are displayed in Altova's XML environment XMLSpy<sup>®</sup>. XMLSpy is a registered trademark of Altova GmbH. This information is given for the convenience of users of this standard and does not constitute an endorsement by the IEEE of this product. Equivalent products may be used if they can be shown to lead to the same results.

#### 1.6.4.4 Namespace

Each element, attribute, type, or group has a name, which is preceded by a namespace-prefix and separated from the name by a colon (:). For the examples in <u>1.6.4.5</u>, **xyz** is used as the namespace-prefix for all of the items whereas this standard uses **ipxact**. Within the text of this standard, the namespace-prefix is not written when describing an item; it is shown only in examples.

#### 1.6.4.5 Diagrams

The diagrams used throughout this standard graphically detail the organization of elements and attributes.

NOTE—For brevity, the **xml:id** attribute (see <u>C.30</u>) has been removed from all diagrams.<sup>20</sup>

#### 1.6.4.5.1 Elements and sequences

<u>Figure 3</u> shows the sequence-compositor. At the left is a branch element, **element1**, with some descriptive text below. **element1** is connected to a sequence-compositor. The sequence-compositor defines the order the subelements appear in the branch element. **subElement1** shall appear first inside of **element1**. This is followed by **subElement2**, **subElement3**, **subElement4**, and **subElement5** before closing **element1**.




Figure 3—Sequence-compositor

- a) **subElement1** is a mandatory element, as indicated by the solid line of the containing box. The type of the data contained in this element is set to **string**, and it has a default value of ipxact if the element is present but left empty.
- b) **subElement2** is an optional element, as indicated by the dashed-line of the containing box.
- c) subElement3 is an mandatory element that may appear multiple times, indicated by the double-solid line of the containing box. The number of times the element may appear is indicated by the range of the numbers listed below the element.
- d) subElement4 is an optional element that may appear multiple times, as indicated by the double-dashed line of the containing box. The number of times the element may appear is indicated by the range of the numbers listed below the element.
- e) **subElement5** is an mandatory branch element that contains further elements inside, as indicated by the small plus sign (+) in the small box on the right.

<sup>&</sup>lt;sup>20</sup>Notes in text, tables, and figures are given for information only and do not contain requirements needed to implement the standard.

<u>Figure 4</u> shows variations of a sequence-compositor. **root1** is connected to an optional sequence-compositor, as indicated by the symbol being drawn with a dashed line. **element1** may appear first inside of **root1**; if it does, it shall be followed by **element2**. Each subelement is connected to a sequence-compositor.




Figure 4—Sequence-compositor variations

- element1 may contain one or more of the following sequences in the following order: subElement1 and subElement2 and subElement3. The number of times the sequence-compositor may appear is indicated by the range of the numbers listed below the symbol. If the range is greater than 1, the sequence-compositor symbol is drawn with double lines.
- element2 is optional and may contain zero or more of the following sequences in the following order: subElement1 and subElement2 and subElement3. The number of times the sequence-compositor may appear is indicated by the range of the numbers listed below the symbol. If the range starts at 0 and the maximum is greater than 1, the sequence-compositor symbol is drawn with double-dashed lines.

#### 1.6.4.5.2 Elements and choices

<u>Figure 5</u> shows the variations of the choice-compositor. **root** is connected to a choice-compositor. The choice-compositor specifies that one of the elements on the right side shall be chosen. **root** may contain one of the following: **element1**, **element2**, or **element3**. Each subelement is connected to a choice-compositor.




Figure 5—Choice-compositor variations

- a) **element1** may contain one of the following: **subElement1**, **subElement2**, or **subElement3**, as indicated by the symbol being drawn with a dashed line.
- b) **element2** may contain any (0 or more) of the following: **subElement1**, **subElement2**, or **subElement3** in any order. The number of times the choice-compositor may appear is indicated by

- the range of the numbers listed below the symbol. If the range starts at 0, the choice-compositor is drawn with dashed lines.
- c) **element3** may contain one or more of the following: **subElement1**, **subElement2**, or **subElement3** in any order. The number of times the choice-compositor may appear is indicated by the range of the numbers listed below the symbol. If the range is greater than 1, the choice-compositor is drawn with double lines.

#### 1.6.4.5.3 Elements, attributes, groups, and attributeGroups

<u>Figure 6</u> shows the use of attributes, groups, and attributeGroups. **element1** contains two attributes, shown in the tab-shaped box labeled *attributes*. **attribute1** is optional, as indicated by the dashed containing box, and is of type *integer* with a default value of 7 if the attribute is not present. **attribute2** is a required attribute, as indicated by the solid containing box, and is of type *boolean* with no default. The ordering in which **attribute1** and **attribute2** appear inside **element1** is irrelevant.




Figure 6—Attributes, groups, and attributeGroups

- a) **eGroup1** is an element group inside **element1**. This group contains three subelements, and the group symbol can be replaced by a solid line. The name of the group has no representation in the resulting output description. An element group can be optional, as indicated by a dashed outline (not shown), and it can also have a range, as indicated by numbers below the group symbol (not shown).
- b) aGroup1 is an attributeGroup inside element2 and element3. This attributeGroup contains two attributes, attribute7 and attribute8. Inside element2, the attributeGroup is shown in its collapsed form, as indicated by the small plus sign (+) inside the small box. Inside element3, the attributeGroup is shown in its expanded form, as indicated by the small minus sign (-) inside the small box. element2 contains four attributes: attribute3, attribute4, attribute7, and attribute8. element3 also contains four attributes: attribute5, attribute6, attribute7, and attribute8. The name of the attributeGroup has no representation in the resulting description.

#### 1.6.4.5.4 Wildcards

<u>Figure 7</u> shows the use of wildcards. A *wildcard* is depicted by the rounded box with the **any** ##**any** text. Wildcards indicate that any well-formed attribute or element may be inserted into the containing element.




Figure 7—Wildcards

#### 1.7 Use of color in this standard

This standard uses a minimal amount of color to enhance readability. The coloring is not essential and does not affect the accuracy of this standard when viewed in pure black and white. The places where color is used are the following:

- Cross references that are hyperlinked to other portions of this standard are shown in <u>underlined-blue</u> text (hyperlinking works when this standard is viewed interactively as a PDF file).
- In the formal language definitions, syntactic keywords and tokens are shown in boldface-red text.

#### 1.8 Contents of this standard

The organization of the remainder of this standard is as follows:

- <u>Clause 2</u> provides references to other applicable standards that are assumed or required for this standard.
- <u>Clause 3</u> defines terms, acronyms, and abbreviations used throughout the different specifications contained in this standard.
- Clause 4 defines the interoperability use model.
- <u>Clause 5</u> defines the bus and abstraction interface definitions.
- <u>Clause 6</u> defines the component and interconnect models.
- Clause 7 defines the designs and their connections.
- Clause 8 defines the abstractor model between abstraction definitions.
- Clause 9 defines the type definition descriptions.
- Clause 10 defines the generator chain configuration.
- Clause 11 defines design configurations.
- Clause 12 defines the catalog feature.
- Clause 13 defines addressing.
- Clause 14 defines data visibility.
- Annex A Bibliography.
- Annex B Semantic consistency rules.

- <u>Annex C</u> Common elements and concepts.
- Annex D Types.
- Annex E SystemVerilog expressions.
- Annex F Tight generator interface.
- Annex G External bus with an internal/digital interface.
- Annex H Bridges and channels.
- <u>Annex I</u> Examples.

### 2. Normative references

The following referenced documents are indispensable for the application of this document (i.e., they must be understood and used; therefore, each referenced document is cited in text and its relationship to this document is explained). For dated references, only the edition cited applies. For undated references, the latest edition of the referenced document (including any amendments or corrigenda) applies.

eXtensible Markup Language (XML) schema specification, available from the W3C Web site at http://www.w3.org/TR/xmlschema-0/; http://www.w3.org/TR/xmlschema-1/; http://www.w3.org/TR/xmlschema-2/.

eXtensible Markup Language (XML) version 1.0 specification, available from the W3C Web site at http://www.w3.org/TR/REC-xml/.

eXtensible Stylesheet Language Transformations (XSLT) version 1.0 specification, available from the W3C Web site at http://www.w3.org/TR/xslt.

IEEE Std 1800<sup>TM</sup>, IEEE Standard for SystemVerilog-Unified Hardware Design, Specification, and Verification Language. <sup>21, 22</sup>

REpresentational State Transfer (REST), Web Services Architecture, description of relationship to World Wide Web on the W3C Web site at https://www.w3.org/TR/ws-arch/#relwwwrest

Simple Object Access Protocol (SOAP) version 1.2 specification, available from the W3C Web site at http://www.w3.org/TR/soap12-part1/.

Web Services Description Language (WSDL) version 1.1 specification, available from the W3C Web site at http://www.w3.org/TR/wsdl.

XML schema NameChar definition, available from the W3C Web site at http://www.w3.org/TR/REC-xml/#NT-NameChar.

XML schema NameStartChar definition, available from the W3C Web site at http://www.w3.org/TR/REC-xml/#NT-NameStartChar.

<sup>&</sup>lt;sup>21</sup>IEEE publications are available from The Institute of Electrical and Electronics Engineers, Inc. (http://standards.ieee.org/).

<sup>&</sup>lt;sup>22</sup>The IEEE standards or products referred to in this clause are trademarks of The Institute of Electrical and Electronics Engineers, Inc.